DIGITAL SYSTEM DESIGN USING VERILOG