AIM: To design and implement Ripple Carry Adder and Carry Look-Ahead Adder using Verilog HDL in Vivado, and to compare their performance in terms of carry propagation and speed.