Dataflow modeling in VHDL is a design methodology that focuses on describing the behavior of a digital circuit in terms of the flow of data between registers, ports, and other design components.
This is achieved by specifying how data is transformed and transferred through the circuit using concurrent signal assignment statements.
Proceed to the next page for an example.