Verilog code for full subractor and testbench