EXAMPLE DEFINATION
module N05_DTCD_ALL_M11_170928 ();
endmodule
EXAMPLE SETTING :
set V2LVS_MACRO_VERILOG " /project/apd_atlas3hlc/iplib/FN.1/physical/verilog/N5_DTCD_v0d9_composite_gate_verilog.v"