Goal: Generate 4-bit HEX digits from the FPGA board switches and generate 7-segment decoder couns from 0 to F using Vivado and a Nexys 4 DDR Board.

• Initial practic with using the NEXYS-4-DDR board
• Introduction to VHDL code and implementing code with the board
• Understanding of Vivado and the basics of uploading and running programs.