Search this site
Skip to main content
Skip to navigation
better FPGA design.
Engineering Portfolio
Engineering CV
Engineering Resume
FPGA news
Hello
My Challenge
My Project
Fall Detect
RET(AISG2.1)
smart-SFP
TD-LTE
WiBro
WiMAX
WiMAX2(16m)
My Tip
[❤]Tool Skill
Clock Dividers
Code Coverage
Emacs
I love board
Matlab
nLint
Picoblaze
Signal Integrity
Timing Closure
Useful Skill
Verification
Vim
zmemo
better FPGA design.
Clock Dividers
1. Unusual Clock Dividers
Google Sites
Report abuse
Google Sites
Report abuse
