The following labs will guide you through all the steps for schematic entry design of combinational logic by using Xilinx ISE 10.1 FPGA tools. You will learn how to perform:
(1)Draw schematics
(2)Test Waveform Editing & Logic Simulation.
(3)Pin Assignment
(4)Synthesis, Mapping, Generate Programming File (.bit) and Configure Target FPGA Device