Search this site
Embedded Files
Skip to main content
Skip to navigation
NYCU EELABS
首頁
EELab(1)
2025 Fall Final Exam
Summer - EELab(1)
515027 - EELab(2)
2026 Spring Final Exam
515108 - DLab
DLab final project
FPGA Development Setup
Lab Material
LTspice
Software Environment Introduction
O-Point Analysis
Transient Analysis
Fast Fourier Transform; FFT
AC SWEEP Analysis
DC SWEEP Analysis
Add Model
Save Files
Step Command
Transformer Modeling
Multiple Simulation in one schematic
Temperature Simulation
Special Voltage/Current Source
FPGA Development and Xilinx Vivado
Basic skills
Inverter
Half Adder
Full Adder
Dataflow
Arithmetic
2-bit Full Adder
Seven Segment Decoder
Behavior modeling
Seven Segment Decoder (Full 16 combinations)
Counter
Frequency divider
Procedural assignment
Shift Register
Multiplexer
Multiple IPs
counter_digit_display
an_counter_digit_display
switch_digit_display
button_tone
Design ideas
Persistence of vision
Keypad scanning
PWM application
Bouncing
ILA
miscellanies
associated_files
Supplement
Quick links
儀器借用
Sitemap
TAA Section
NYCU EELABS
首頁
EELab(1)
2025 Fall Final Exam
Summer - EELab(1)
515027 - EELab(2)
2026 Spring Final Exam
515108 - DLab
DLab final project
FPGA Development Setup
Lab Material
LTspice
Software Environment Introduction
O-Point Analysis
Transient Analysis
Fast Fourier Transform; FFT
AC SWEEP Analysis
DC SWEEP Analysis
Add Model
Save Files
Step Command
Transformer Modeling
Multiple Simulation in one schematic
Temperature Simulation
Special Voltage/Current Source
FPGA Development and Xilinx Vivado
Basic skills
Inverter
Half Adder
Full Adder
Dataflow
Arithmetic
2-bit Full Adder
Seven Segment Decoder
Behavior modeling
Seven Segment Decoder (Full 16 combinations)
Counter
Frequency divider
Procedural assignment
Shift Register
Multiplexer
Multiple IPs
counter_digit_display
an_counter_digit_display
switch_digit_display
button_tone
Design ideas
Persistence of vision
Keypad scanning
PWM application
Bouncing
ILA
miscellanies
associated_files
Supplement
Quick links
儀器借用
Sitemap
TAA Section
More
首頁
EELab(1)
2025 Fall Final Exam
Summer - EELab(1)
515027 - EELab(2)
2026 Spring Final Exam
515108 - DLab
DLab final project
FPGA Development Setup
Lab Material
LTspice
Software Environment Introduction
O-Point Analysis
Transient Analysis
Fast Fourier Transform; FFT
AC SWEEP Analysis
DC SWEEP Analysis
Add Model
Save Files
Step Command
Transformer Modeling
Multiple Simulation in one schematic
Temperature Simulation
Special Voltage/Current Source
FPGA Development and Xilinx Vivado
Basic skills
Inverter
Half Adder
Full Adder
Dataflow
Arithmetic
2-bit Full Adder
Seven Segment Decoder
Behavior modeling
Seven Segment Decoder (Full 16 combinations)
Counter
Frequency divider
Procedural assignment
Shift Register
Multiplexer
Multiple IPs
counter_digit_display
an_counter_digit_display
switch_digit_display
button_tone
Design ideas
Persistence of vision
Keypad scanning
PWM application
Bouncing
ILA
miscellanies
associated_files
Supplement
Quick links
儀器借用
Sitemap
TAA Section
Wire Connection Example
Report abuse
Page details
Page updated
Report abuse
