Utilize the "assign" keyword in Verilog to describe and implement basic mathematical and logical operations through continuous assignments. When declaring input and output signals, employ vector notation to specify the bit widths of multi-bit signals appropriately.
To implement a 2-bit full adder efficiently, it is advantageous to apply the dataflow modeling approach. By utilizing the "assign" statement in Verilog along with arithmetic operators, you can concisely describe the combinational logic required to perform the addition operation. This method can be easily scaled to construct adders of wider bit widths by extending the vector assignments and operations to accommodate the desired number of bits.
Develop a circuit capable of driving the built-in 7-segment displays on the Nexys4 DDR board. The design should incorporate features for enabling multiple digits independently and include a basic binary-coded decimal (BCD) to 7-segment decoder functionality. This will allow the circuit to properly display multi-digit numerical values on the 7-segment displays.