Verilog target