What ?
Network-on-Chip (NoC) is an emerging paradigm for communications within large VLSI systems implemented on a single silicon chip. In a NoC system, modules such as processor cores, memories and specialized IP blocks exchange data using a network as a "public transportation" sub-system for the information traffic. A NoC is constructed from multiple point-to-point data links interconnected by switches (routers), such that messages can be relayed from any source module to any destination module over several links, by making routing decisions at the switches.
Why ?
NoC links can reduce the complexity of designing wires for predictable speed, power, noise, reliability, etc., thanks to their regular, well controlled structure. From a system design viewpoint, with the advent of multi-core processor systems, a network is a natural architectural choice. A NoC can provide separation between computation and communication, support modularity and IP reuse via standard interfaces, handle synchronization issues, serve as a platform for system test, and, hence, increase engineering productivity.
How ?
A high level of parallelism is achieved, because all links in the NoC can operate simultaneously on different data packets. Therefore, as the complexity of integrated systems keeps growing, a NoC provides enhanced performance (such as throughput) and scalability in comparison with previous communication architectures (e.g., dedicated point-to-point signal wires, shared buses, or segmented buses with bridges).
Research interests
routing: XY routing, shortest path routing, source routing, destination-tag routing, topology adaptive routing, flooding, minimal adaptive routing.
NoC simulation
Conferences
NOCS (2013)
Heads of research
Politehnica University Timisoara
Prof. Mircea Vladutiu
Department of Computer and Information Technology, UPT
Prof. Mihai Udrescu
Department of Computer and Information Technology, UPT
Carnegie Mellon University
Prof. Radu Marculescu
Electrical and Computer Engineering Department, CMU, USA