Search this site
Embedded Files
Skip to main content
Skip to navigation
Md Sadik Yasir Tauki
Home
Projects
1T-nC vs 2T-nC FeRAM Reliability Trade-offs
Enhancing FeCAP Arrays with Selector Devices
Scalable 3D 2T-nC FeRAM with Hundreds of Layers
Spintronic Device-Circuit Modeling
Systolic Array Optimization for Neural Network Acceleration
Out-of-Order Core Design Space Exploration with gem5
Asynchronous FIFO design
4-bit PC Design Using SAP
Accelerating DNA Sequence Alignment using Charge-Domain Compute-in-Memory
Wireless Voice Controlled Wheel Chair using STM32
RGB Image Watermarking on Video Frames
Hardware Implementation of LiFi Technology
DEff-GAN: Diverse Attribute Transfer for Few-Shot Image Synthesis
Electrical Service Design of A Multistorey Residential Building
Multiclass Breast Cancer Classification Using Convolutional Neural Networks
Replicated Linearizable Key-Value Store
Distributed MapReduce Framework
Cache Architecture Exploration for Memory-Intensive Kernels
Cache Design Space Exploration (CACTI)
CPU–Memory Performance Trade-off Analysis
Publications
Education
Contact
Md Sadik Yasir Tauki
Home
Projects
1T-nC vs 2T-nC FeRAM Reliability Trade-offs
Enhancing FeCAP Arrays with Selector Devices
Scalable 3D 2T-nC FeRAM with Hundreds of Layers
Spintronic Device-Circuit Modeling
Systolic Array Optimization for Neural Network Acceleration
Out-of-Order Core Design Space Exploration with gem5
Asynchronous FIFO design
4-bit PC Design Using SAP
Accelerating DNA Sequence Alignment using Charge-Domain Compute-in-Memory
Wireless Voice Controlled Wheel Chair using STM32
RGB Image Watermarking on Video Frames
Hardware Implementation of LiFi Technology
DEff-GAN: Diverse Attribute Transfer for Few-Shot Image Synthesis
Electrical Service Design of A Multistorey Residential Building
Multiclass Breast Cancer Classification Using Convolutional Neural Networks
Replicated Linearizable Key-Value Store
Distributed MapReduce Framework
Cache Architecture Exploration for Memory-Intensive Kernels
Cache Design Space Exploration (CACTI)
CPU–Memory Performance Trade-off Analysis
Publications
Education
Contact
More
Home
Projects
1T-nC vs 2T-nC FeRAM Reliability Trade-offs
Enhancing FeCAP Arrays with Selector Devices
Scalable 3D 2T-nC FeRAM with Hundreds of Layers
Spintronic Device-Circuit Modeling
Systolic Array Optimization for Neural Network Acceleration
Out-of-Order Core Design Space Exploration with gem5
Asynchronous FIFO design
4-bit PC Design Using SAP
Accelerating DNA Sequence Alignment using Charge-Domain Compute-in-Memory
Wireless Voice Controlled Wheel Chair using STM32
RGB Image Watermarking on Video Frames
Hardware Implementation of LiFi Technology
DEff-GAN: Diverse Attribute Transfer for Few-Shot Image Synthesis
Electrical Service Design of A Multistorey Residential Building
Multiclass Breast Cancer Classification Using Convolutional Neural Networks
Replicated Linearizable Key-Value Store
Distributed MapReduce Framework
Cache Architecture Exploration for Memory-Intensive Kernels
Cache Design Space Exploration (CACTI)
CPU–Memory Performance Trade-off Analysis
Publications
Education
Contact
Contact
E-mail:
mpt5708@psu.edu
Mobile:
8146652203
Address:
265 Blue Course Dr, Apt 27G, State College, PA
Google Sites
Report abuse
Page details
Page updated
Google Sites
Report abuse