This topic explores FeFET-based memory for high-density cache with low-voltage and energy-efficient operation. A device physics-based compact model is developed and implemented in SPICE using BSIM to accurately capture switching behavior and array-level performance. This enables realistic circuit simulation and system-level evaluation, bridging device innovation to practical memory design for next-generation embedded cache applications.