2.1.2 Memory & Machine Instruction Cycle