4.1 CPU Architecture