2.2.2/2.2.3 NAND and NOR Gates