Verilog Synthesis Flow