Lab 6

PONG

1. Create a new RTL project "siren" with three new source files called clk_wiz_0, clk_wiz_0_clk_wiz, vga_sync, bat_n_ball, adc_if, and pong and constraint file pong

2. Run synthesis, run implementation and open implemented design, generate bitstream, open hardware manager, and program device