Optimizing Digital Twin Design for Semiconductor Fabrication