A 4-bit Incrementer/Decrementer design is done using CMOS Logic and 180 nm technology node which includes layout design (Hierarchical), implementation, verification (LVS, DRC), and also used Verilog to describe the architecture and check the functionality of the systems.