Half Adder Test Bench

Introduction:

This objective of this bonus lab is to simulate a Half Adder within the Vivado application.

Step:

1. Create a VHDL design source named ha
2. Then Create a VHDL simulation source named ha_tb
3. Now there is no need to Run the Synthesis or Implementation
4. Click Run Simulation
   1. Then Click Run Behavioral Simulation