Search this site
Embedded Files
Skip to main content
Skip to navigation
EE477
Home
21-fall
f21 Class Information
f21 Assignments and Solutions
f21 Event Calendar Syllabus
Past Classes
VLSI_CAD_HOME
STAFF
VLSI:FAQ
VLSI: FAQ Magic
VLSI:FAQ IRSIM
VLSI:FAQ PowerView
VLSI:FAQ Verilog
VLSI:FAQ CADENCE
VLSI:FAQ MISC
VLSI_UsefulLinks
VLSI_LibraryFiles
Design Contest Winners
Fall 2020 Winners
Fall 2020 Winners
Fall 2021 Winners
Frequently Asked Questions
Core Course Concepts
Syllabus
Academic Integrity
Additional Class Info
A table of simplified design rules
EE477
VLSI_UsefulLinks
VLSI CAD : Useful Links
TextBook (EE477-Jan M Rabaey) Homepage
TextBook (EE477-Weste and Harris) Homepage
TextBook (EE577a-Logical Effort) Homepage
Links to VLSI Information
at UIdaho
CPU Info Center
at UCBerkeley
Design Rules for MOSIS Processes
MOSIS Technical Support
Note: Faculty approval is necessary to contact MOSIS via email:
mosis@suport.org
Report abuse
Report abuse