VLSI Design Concept For Parallel Iterative Algorithms