Serial program to interface between FPGA and computer
Verilog file (Vivado 2018.2)
C file (for Vivado 2018.2)
Verilog file to enable 4-digit hex display - HexDisplayV2.v at UMN MXP
Serial UART Receive Module from Nandland.com (uart_rx.v)