Visual Basic program to collect serial data
Verilog file for FPGA (Vivado 2018.2)
C source file (Vivado 2018.2)
Verilog file HexDisplayV2.v from UMN-MXP to enable 4 digit hex display
Serial UART Receive Module from Nandland.com (uart_rx.v)