Amirmahdi and I are making our own RISC-V and different extentsions are going to be added. Currently we have a RV32I with machine mode and precise interrupt and exception handling.
The codes are available here.
Here is the general view of its datapath:
