Embedded Files
This was the group assignment for Advanced Computer Architecture course. It contains synthesiable verilog codes for pipelined MIPS processor and a 2-way superscalar design of it.
The codes are available here.
Datapath of simple pipeline version
Datapath of 2-way superscalar pipeline
Page updated
Google Sites
Report abuse