Search this site
Embedded Files
NDL
  • 홈
  • NDL
    • 연구실소개
    • 구성원소개
    • 연구실 사진첩
    • 연구실위치
  • Research
    • 연구방향
    • 장비현황
  • Patents and Publications
    • Patent List
      • 특허출원
      • 특허등록
    • Publications
    • Conference
      • International
      • Domestic
      • International(Before 2006)
      • Domestic(before 2006)
    • Nano Gallery
  • Notice/QnA
    • NDL Notice
    • FAQ
    • QnA
NDL

|      Home      |      NDL      |      Research      |      Patents and Publications      |      Lecture      |       Notice/Q&A      |

Patent List

Conference

Publications

Nano Gallery

Publications

Reduced Distribution of Threshold Voltage Shift

in Double Layer NiSi2 Nanocrystals for Nano-Floating Gate Memory Applications

Sungjin Choi, Junhyuk Lee, Donghyoun Kim, Seulki Oh, Wangyu Song, Seonjun Choi, Eunsuk Choi, and Seung-Beck Lee 

Journal of Nanoscience and Nanotechnology, Volume 11, No. 12, pp. 10553-10556, 2011.12


[관련 사이트]

133-791, 서울시 성동구 행당동 17번지 한양대학교 융합전자공학부 나노전자소자 연구실 (Tel : 02-2282-1676, Fax : 2294-1676)
Office : 서울 성동구 왕십리로 222  공업센터별관 보일러동 611-2 / Lab : 서울 성동구 왕십리로 222 퓨전테크센터(FTC) 612

Copyright 2004 NDL, Nanoelectronic Devices Laboratory. All rights are reserved. 
Google Sites
Report abuse
Page details
Page updated
Google Sites
Report abuse