| Home | NDL | Research | Patents and Publications | Lecture | Notice/Q&A |
Conference
Conference
International Technical Conference on Circuit/Systems, Computers and Communications(ITC-CSCC) 2011
Increasing channel area of 3D stackable vertical gate flash memory by inter-bit line dielectric reduction
Taeeon Park, Seonjun Choi, Seung-Beck Lee
International Technical Conference on Circuit/Systems, Computers and Communications(ITC-CSCC) 2011 June 20 ,2011 Hyundai Hotel Gyeongju, Korea