| Home | NDL | Research | Patents and Publications | Lecture | Notice/Q&A |
Conference
Conference
International Technical Conference on Circuit/Systems, Computers and Communications(ITC-CSCC) 2011
Analysis and improvement of modeling method of polysilicon trap in 3-dimensional Bit Cost Scalable Technology
Seonjun Choi, Seung-Beck Lee
International Technical Conference on Circuit/Systems, Computers and Communications(ITC-CSCC) 2011 June 20, 2011 Hyundai Hotel, Gyeongju,Korea