Role : Internship

Duration : 27th June,2024 - 4th July,2024

Responsibility : Gathering comprehensive knowledge and hands-on expertise on entire VLSI design flow - From RTL design and verification to synthesis, physical design and layout creation. 

Role : Lecturer (Full time)

Duration : 15th June,2025-Present