Verilog FSM Design

Verilog - 2 bit up/down counter