Any opinions, findings, and conclusions or recommendations expressed in the below publications are those of the author(s) and do not necessarily reflect the views of the National Science Foundation. My papers can be found in Google Scholar, DBLP, ORCID.
Embedded Files
All Publications
All Publications
2026
IEEE CAL
Cross-Layer Head Prediction and KV-Cache Prefetching for High-Performance MoH LLM
Yingnan Zhao, Ke Wang, Avinash Karanth, Razvan Bunescu and Ahmed Louri
Accepted to appear in IEEE Computer Architecture Letters (CAL), 2026.
HiPC'26
Defect-Aware Reconfigurable Spin-Photon Integrated Quantum Computing Architecture
Zach Takacs, Harsha Chenji, Wojciech Jadwisienczak and Avinash Karanth
Accepted to appear 33rd IEEE International Conference on High-Performance Computing (HiPC), Bengaluru, India, December 16-19, 2026. (Acceptance Rate ~ 25%)
HiPC'26
Sparsity-Aware Variable Precision Energy-Efficient Photonic Neural Network Accelerator
Yuan Li, Peter Eldhose, Prakash Chand Kuve and Avinash Karanth
Accepted to appear 33rd IEEE International Conference on High-Performance Computing (HiPC), Bengaluru, India, December 16-19, 2026. (Acceptance Rate ~ 25%)
MWSCAS'26
Hardware Validation of CMOS Inverter PUF Using Commercial Integrated Circuits
Aakriti Barat, Savas Kaya and Avinash Karanth
IEEE 69th International Midwest Symposium on Circuits and Systems (MWSCAS), Cincinnati, OH, Aug 9-12, 2026.
MWSCAS'26
Modeling and Validation of Variation-Resistant Metal-Oxide Memristors via Kinetic Monte Carlo
Ismail Tirtom, Savas Kaya, Wyatt Saunders, Labib Yeamen, Zhewei Wang and Avinash Karanth
IEEE 69th International Midwest Symposium on Circuits and Systems (MWSCAS), Cincinnati, OH, Aug 9-12, 2026.
GLSVLSI'26
Process Identification and PUF Design Using CMOS Inverter Nonlinearity: Demonstration via 45nm & 22nm CMOS
Aakriti Barat, Savas Kaya, Avinash Karanth, Sunaim Abdullah, Soumyasanta Laha
ACM Great Lakes Symposium on VLSI (GLSVLSI), Finger Lakes, NY, June 22-24, 2026.
DATE'26
MONET: A Mixture-of-Experts Accelerator with a Multicast Optimized Two-Tier Network-on-Chip
Siqin Liu, Maya Roediger and Avinash Karanth
IEEE Design and Test in Europe (DATE), Verone, Italy, April 20-22, 2026 (Acceptance Rate ~ 25%)
ISQED'26
Carbon Emission-based Sustainability Model for Photonic Neural Network Accelerators
Siqin Liu, Avinash Karanth and Ahmed Louri
27th International Symposium on Quality Electronic Design (ISQED), San Francisco, CA, April 8-10, 2026.
HAIQ'26
Photon-Spin Quantum Computing Architecture
Zach Takacs, Wojciech, Jadwisienczak, Harsha Chenji and Avinash Karanth
2nd HPC/AI Integration with Quantum Computing/Networking (HAIQ 2026), Co-located with ASPLOS, Pittsburgh, PA, March 23, 2026.
2025
IEEE JETCAS
Extending Energy-Efficient and Scalable DNN Training and Inference with 3D Photonic Accelerator
Juliana Curry, Ahmed Louri, Avinash Karanth and Razvan Bunescu
IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), vol. 15, no. 4, pp. 560-576, December 2025.
DFT'25
Algorithmic Strategies for Sustainable Reuse of Neural Network Accelerators with Permanent Faults
Youssef Ait Alama, Sampada Sakpal, Ke Wang, Razvan Bunescu, Avinash Karanth and Ahmed Louri
38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Barcelona, Spain, October 21-23, 2026. (BEST STUDENT PAPER)
IEEE TSUSC
GreeNX: An Energy-Efficient and Sustainable Approach to Sparse Graph Convolution Networks Accelerators using DVFS
Siqin Liu, Prakash Chand Kuve and Avinash Karanth
IEEE Transactions on Sustainable Computing (TSUSC), vol. 10, no. 5, pp. 1031-1042, Sept-Oct 2025.
QCE'25
Quantum Integrated Photonic Network-on-Chip for Manycore Architectures
Zach Takacs, Harsha Chenji and Avinash Karanth
IEEE International Conference on Quantum Computing and Engineering (QCE25), Albuquerque, New Mexico, Aug 31 - Sept 5, 2025. (BEST PAPER)
MWSCAS'25
Use of Current Spectroscopy for Process Authentication and Device Reliability
Aakriti Barat, Savas Kaya, Talha Furkan Canan, Ahmed Oun and Avinash Karanth
68th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Lansing, Michigan, August 10-13, 2025.
MWSCAS'25
Design and Verification of a Novel PUF for Enhanced IC Security Based on Total Harmonic Distortion in CMOS Inverters
Aakriti Barat, Savas Kaya, Ahmed Oun and Avinash Karanth
68th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Lansing, Michigan, August 10-13, 2025.
TSUSC
MERIT: A Sustainable DNN Accelerator Design with Photonic Phase Change Memory
Yuan Li, Ahmed Louri and Avinash Karanth
IEEE Transactions on Sustainable Computing (TSUSC), vol. 10, no. 4, July-August 2025.
VLSI Integration
Language Semantics to Support Secure Computation and Communication in Embedded Systems via Hardware Monitors
Garett Cunnigham, Siqin Liu, Harsha Chenji, David Juedes and Avinash Karanth
VLSI Integration, vol. 102, Special Issue on ASP-DAC'24, May 2025.
Frontiers
Three-Stage Spiking Neural Networks Fine-tuning for Brain Image Segmentation
Nidal Abuhajar, Zhewei Wang, Marc Baltes, Ye Yue, Li Xu, Avinash Karanth, Charles D. Smith, and Jundong Liu
Frontiers in Neuroscience, vol. 19, April 2025.
ISQED'25
Illuminati: A Simulation Framework for Modeling and Evaluating Photonic Neural Networks
Andy Wolff and Avinash Karanth
26th International Symposium on Quality Electronic Design (ISQED'25), San Francisco, CA, April 3-5, 2025.
2024
HiPC'24
Training Mach-Zehnder Meshes for Accelerating Photonic Neural Networks
Andy Wolff and Avinash Karanth
31st IEEE International Conference on High-Performance Computing, Data & Analytics (HiPC), Bengaluru, Dec 18-21, 2024.
GLSVLSI'24
HSCONN: Hardware-Software Co-Optimization for Self-Attention Neural Networks
Siqin Liu, Prakash Chand Kuve and Avinash Karanth
ACM Great Lakes Symposium on VLSI, Tampa Bay, FL, June 12-14, 2024.
GLSVLSI'24
SNAC: Mitigation of Snoop-Based Attacks with Multi-Tier Security in NoC Architectures
Siqin Liu, Saumya Chauhan and Avinash Karanth
ACM Great Lakes Symposium on VLSI, Tampa Bay, FL, June 12-14, 2024.
PAISE'24
PCM Enabled Low-Power Photonic Accelerator for Inference and Training on Edge Devices
Juliana Curry, Ahmed Louri, Avinash Karanth and Razvan Bunescu
6th Workshop on Parallel AI and Systems for the Edge, Co-located with IPDPS, San Fransisco, 27th May, 2024.
ISQED'24
SCORCH: Neural Architecture Search and Hardware Accelerator Co-design with Reinforcement Learning
Siqin Liu and Avinash Karanth
25th IEEE International Symposium on Quality Electronic Design (ISQED), San Francisco, CA, April 3-5, 2024.
TPDS
A High-Performance and Energy-Efficient Photonic Architecture for Multi-Tenant and Multi-Dataflow DNN Acceleration
Yuan Li, Ahmed Louri and Avinash Karanth
IEEE Transactions on Parallel and Distributed Systems, vol. 35, pp. 46-58, January 2024.
ASP-DAC'24
d-GUARD: Thwarting Denial-of-Service Attacks via Hardware Monitoring of Information Flow using Language Semantics in Embedded Systems
Garett Cunnigham, Harsha Chenji, David Juedes and Avinash Karath
29th Asia and South Pacific Design Automation Conference (ASP-DAC 2024), Incheon, South Korea, January 22-25, 2024. (Acceptance Rate = 140/483)
2023
Frontiers
Spiking Neural Networks Fine-tuning for Brain Image Segmentation
Ye Yue, Marc Baltes, Nidal Abuhajar, Tao Sun, Avinash Karanth, Charles Smith, Trevor Bihl and Jundong Liu
Frontiers in Neuroscience, Section Neuromorphic Engineering vol. 17, October 2023.
PACT'23
A Silicon Photonic Multi-DNN Accelerator
Yuan Li, Ahmed Louri and Avinash Karanth
32nd International Conference on Parallel Architecture and Compilation Techniques (PACT), Vienna, Austria, October 21-25, 2023.
ISCA'23
Flumen: Dynamic Processing in the Photonic Interconnect
Kyle Shiflett, Avinash Karanth, Ahmed Louri and Razvan Bunescu
50th IEEE International Symposium on Computer Architecture (ISCA), Orlando, FL, June 17-21, 2023. (Acceptance Rate = 72/379)
ISQED'23
DAGGER: Exploiting Language Semantics for Program Security in Embedded Systems
Garett Cunningham, David Juedes, Gordon Stewart, Harsha Chenji and Avinash Karanth
24th IEEE International Symposium on Quality Electronic Design (ISQED), San Francisco, CA, April 5-7, 2023.
SiP'23
Photonic Interconnect Based Neural Network Simulator
Andy Wolff, Kyle Shiflett and Avinash Karanth
IEEE Silicon Photonics Conference, Arlington, VA, April 4-7, 2023.
SIGCSE'23
Reflections of Cybersecurity Workshop for K-12 Teachers
Chad Mourning, David Juedes, Allyson Hallman-Thrasher, Harsha Chenji, Savas Kaya and Avinash Karanth
54th ACM Technical Symposium on Computer Science Education (SIGCSE'23), Toronto, Canada, March 15-18, 2023.
2022
ASH'22
Advanced Machine Learning Techniques Predict GvHD Occurrence and Severity with High Accuracy
Nicholas Yuhaz, Travis Me'Kayla, Kyle Shiflett, Elizabeth Greer Miller, Parvathi Ranganathan, Avinash Karanth and Hannah Choe
64th ASH Annual Meeting and Exposition, New Orleans, Louisiana, December 10-13, 2022.
TCAS-1
Exploiting Wireless Technology for Energy-Efficient Accelerators with Multiple Dataflows and Precision
Siqin Liu, Talha F. Canan, Harshavardhan Chenji, Soumyasanta Laha, Savas Kaya and Avinash Karanth
IEEE Transactions on Circuits and Systems - 1, vol. 69, no. 7, pp. 2742-2755, July 2022.
TCAS-1
ASCEND: A Scalable and Energy-Efficient Deep Neural Network Accelerator with Photonic Interconnects
Yuan Li, Ke Wang, Hao Zheng, Ahmed Louri and Avinash Karanth
IEEE Transactions on Circuits and Systems - 1, vol. 69, no. 2, pp. 2730-2741, July 2022.
SIGCSE'22
Reflections of Cybersecurity Workshop for K-12 Teachers and High School Students
Chad Mourning, David Juedes, Allyson Hallman-Thrasher, Harsha Chenji, Savas Kaya and Avinash Karanth
Proceedings of the 53rd ACM Technical Symposium on Computer Science Education (SIGCSE'22), v.2, pp. 1127, March 2022.
TETC
HREN: A Hybrid Reliable and Energy-Efficient Network-on-Chip Architecture
Padmaja Bhamidipati and Avinash Karanth
IEEE Transactions on Emerging Topics in Computing (TETC), vol. 10, no. 2, pp. 537-548, April-June 2022.
TPDS
SPRINT: A High-Performance, Energy-Efficient, and Scalable Chiplet-based Accelerator with Photonic Interconnects for CNN Inference
Yuan Li, Ahmed Louri and Avinash Karanth
IEEE Transactions on Parallel and Distributed Systems (TPDS), vol. 33, no. 2, pp. 2332-2345, October 2022.
HPCA'22
SPACX: Silicon Photonics-based Scalable Chiplet Accelerator for DNN Inference
Yuan Li, Ahmed Louri and Avinash Karanth
28th IEEE International Symposium on High-Performance Computer Architecture (HPCA-28), Seoul, South Korea, April 2-6, 2022. (Acceptance Rate = 80/262)
2021
IEEE JXCDC
Fine-Grain Reconfigurable Logic Circuits for Adaptive and Secure Computing via Work-Function Engineered Schottky Barrier FinFETs [PDF]
Talha F. Canan, Savas Kaya, Harsha Chenji and Avinash Karanth
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (JXCDC), vol. 7, no. 2, pp. 150-158, December 2021.
HiPC'21
Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators [PDF]
Siqin Liu and Avinash Karanth
28th IEEE International Conference on High-Performance Computing, Data & Analytics (HiPC), Dec 17-18, 2021. (Acceptance Rate = 37/157 = 23%)
(Nominated for Best Paper Award)
ICCD'21
WiNN: Wireless Interconnect based Neural Network Accelerator
Siqin Liu, Sushanth Karmunchi, Avinash Karanth, Soumyasanta Laha and Savas Kaya
39th International Conference on Computer Design (ICCD), October 24-27, 2021. (Acceptance Rate = 60/246 = 24%)
IPC'21
Parallel Dot Product using Silicon Photonics
Andy Wolff, Kyle Shiflett and Avinash Karanth
IEEE Photonics Conference (IPC), Oct 18-21, 2021.
ISCA'21
Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics
Kyle Shiflett, Avinash Karanth, Ahmed Louri and Razvan Bunescu
48th International Symposium on Computer Architecture (ISCA), June 14-19, 2021. (Acceptance Rate = 76/405 = 18%)
GLSVLSI'21
Bitwise Neural Network Acceleration using Silicon Photonics
Kyle Shiflett, Avinash Karanth, Ahmed Louri and Razvan Bunescu
31st ACM Great Lakes Symposium on VLSI, June 22-25, 2021.
DAC'21
Scaling Deep Learning Inference with Chiplet-based Architecture and Photonic Interconnects
Yuan Li, Ahmed Louri, and Avinash Karanth
58th Design Automation Conference (DAC), San Fransisco, Dec 2021.(Acceptance Rate = 215/916 = 23%)
HPCA'21
CSCNN: Algorithm-Hardware Co-Design for CNN Accelerators using Centrosymmetric Filters
Jiajun Li, Ahmed Louri, Avinash Karanth and Razvan C. Bunescu
27th IEEE International Symposium on High-Performance Computer Architecture (HPCA-21), Feb 27 - March 3, 2021. (Acceptance Rate = 63/258 = 24%)
HPCA'21
GCNAX: A Flexible and Energy-efficient Accelerator for Graph Convolutional Neural Network
Jiajun Li, Ahmed Louri, Avinash Karanth and Razvan C. Bunescu
27th IEEE International Symposium on High-Performance Computer Architecture (HPCA-21), Feb 27 - March 3, 2021. (Acceptance Rate = 63/258 = 24%)
2016-2020 Publications
2016-2020 Publications
2020
ICECS'20
4-Input NAND and NOR Gates Based on Two Ambipolar Schottky Barrier FinFETs
Talha Canan, Savas Kaya, Avinash Karanth, and Ahmed Louri
27th IEEE International Conference on Electronics, Circuits & Systems (ICECS), Glasgow, Scotland, Nov 23-25, 2020.
IEEE TCAD
CODES+ISSS'20
Hardware-Level Thread Migration to Reduce On-Chip Data Movement via Reinforcement Learning [PDF]
Quintin Fettes, Avinash Karanth, Razvan Bunescu, Ahmed Louri and Kyle Shiflett
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 39, no. 11, pp. 3638-3649, Nov 2020.
(This work has been accepted for presentation at International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), September 20-25, 2020.)
IPC'20
Energy-Efficient Multiply-and-Accumulate Using Silicon Photonics for Deep Neural Networks [PDF]
Kyle Shiflett, Avinash Karanth, Ahmed Louri and Razvan Bunescu
IEEE Photonics Conference (IPC), Vancouver, Canada, Sept 27-Oct 1, 2020.
MWSCAS'20
Reconfigurable Gates with Sub-10nm Ambipolar SB-FinFETs for Logic Locking & Obfuscation [PDF]
Talha Canan, Savas Kaya, Harsha Chenji and Avinash Karanth
63rd IEEE International Midwest Symposium on Circuits & Systems (MWSCAS), Springfield, MA, August 9-12 2020.
IEEE TC
Guest Editors' Introduction to the Special Issue on Machine Learning Architectures and Accelerators [PDF]
Xuehai Qian, Yanzhi Wang and Avinash Karanth
IEEE Transactions on Computers, vol. 69, no. 7, pp. 929-930, July 2020.
IPDPS'20
DoZZNoC: Reducing Static and Dynamic Energy in NoCs with Low-Latency Voltage Regulators using Machine Learning [PDF]
Mark Clark, Yingping Chen, Avinash Karanth, Brian Ma and Ahmed Louri
26th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2020), New Orleans, LA, May 18-22, 2020.
HPCA'20
PIXEL: Photonic Neural Network Accelerator [PDF]
Kyle Shiflett, Dylan Wright, Avinash Karanth and Ahmed Louri
26th IEEE International Symposium on High-Performance Computer Architecture (HPCA 2020), San Diego, CA, February 22-26, 2020. (Acceptance Rate = 48/248)
2019
IEEE JXCDC
Ultra-Compact and Low-Power Logic Circuits via Work-Function Engineering [PDF]
Talha F. Canan, Savas Kaya, Avinash Karanth, and Ahmed Louri
IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (JXCDC), vol. 5, no. 2, pp. 94-102, December 2019.
IEEE TSUC
Sustainability in Network-on-Chips by Exploring Heterogeneity in Emerging Technologies [PDF]
Avinash Karanth, Savas Kaya, Ashif Sikder, Daniel Carbaugh, Soumyasanta Laha, Ahmed Louri, Hao Xin, Junqiang Wu and Dominic DiTomaso
IEEE Transactions on Sustainable Computing (TSUC), vol. 4, no. 3, pp. 293-307, July/September 2019.
ISCA'19
IntelliNoC: A Holistic Framework for Energy-Efficient and Reliable On-Chip Communication for Manycores [PDF]
Ke Wang, Ahmed Louri, Avinash Karanth, and Razvan Bunescu
45th IEEE International Symposium on Computer Architecture (ISCA), Phoenix, AZ, June 22-26, 2019. (Acceptance Rate ~ 62/365 = 17%)
IEEE TC
Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques [PDF]
Quintin Fettes, Mark Clark, Razvan Bunescu, Avinash Karanth, and Ahmed Louri
IEEE Transactions on Computers (TC), vol. 68, no. 3, pp. 375-389, March 2019.
DATE'19
High-Performance, Energy-Efficient, and Fault-Tolerant Network-on-Chip Design using Reinforcement Learning [PDF]
Ke Wang, Ahmed Louri, Avinash Karanth, and Razvan Bunescu
IEEE Design and Test in Europe (DATE), Florence, Italy, March 24-28, 2019. (Acceptance Rate ~ 202/832 = 24%) (Nominated for Best Paper Award)
ACM JETC
Limit of Hardware Solutions for Self-Protecting Fault-Tolerant NoCs [PDF]
Ahmed Louri, Jacques Collet and Avinash Karanth
ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 15, no. 1, February 2019.
IEEE TED
Ambipolar SB-FinFETs: A New Path to Ultra-Compact sub-10nm Logic Circuits [PDF]
Talha Canan, Savas Kaya, Avinash Karanth, Ahmed Louri and Hao Xin
IEEE Transactions on Electron Devices (TED), vol. 66, no. 1, pp. 255-263, January 2019.
2018
ICECS'18
10T and 8T Full Adders Based on Ambipolar XOR Gates with SB-FinFETs
Talha Canan, Savas Kaya, Avinash Karanth, Ahmed Louri and Hao Xin
IEEE International Conference on Electronics, Circuits & Systems (ICECS), Bordeaux, France, Dec 9-12, 2018.
ICCD'18
RETUNES: Reliable and Energy-Efficient Network-on-Chip Architecture [PDF]
Padmaja Bhamidipati and Avinash Karanth
36th IEEE International Conference on Computer Design (ICCD), Orlando, FL, Oct 7-10, 2018. (Acceptance Rate ~ 29%)
CASES'18
IEEE TCAD
GARUDA: Designing Energy-Efficient Hardware Monitors from High-Level Policies for Secure Information Flow [PDF]
Seaghan Sefton, Taiman Siddiqui, Nathaniel St. Armor, Gordon Stewart and Avinash Karanth Kodi.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 37, no. 11, pp. 2509-2518, Nov 2018. (This work was presented at the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'18), Torino, Italy, Sept 30-Oct 5, 2018.)
NOCs'18
Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing [PDF]
Travis Boraten and Avinash Karanth Kodi
12th IEEE/ACM International Symposium on Network-on-Chips (NoCs 2018), Torino, Italy, Oct 4-5, 2018.
MWSCAS'18
Sub-THz Tunable Push Push Oscillators with FinFETs for Wireless NoCs [PDF]
Talha Canan, Savas Kaya, Avinash Kodi, Ahmed Louri and Hao Xin
61st IEEE International Midwest Symposium on Circuits & Systems (MWSCAS), Windsor, ON, Canada, August 5-8, 2018.
ACM JETC
SHARP: Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip [PDF]
Scott VanWinkle and Avinash Karanth Kodi
ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 14, no. 2, July 2018.
DAC'18
LEAD: Learning-enabled Energy-Aware Dynamic Voltage/Frequency Scaling in NoCs [PDF]
Mark Clark, Avinash Kodi, Razvan Bunescu, and Ahmed Louri
55th Design Automation Conference (DAC'18), San Fransisco, CA, June 24-28, 2018. (Acceptance Rate ~ 24%)
IPDPS'18
Scalable Power-Efficient Kilo-Core Photonic-Wireless NoC Architectures [PDF]
Avinash Kodi, Kyle Shifflet, Savas Kaya, Ahmed Louri and Soumyasanta Laha
32nd IEEE International Parallel and Distributed Processing Symposium (IPDPS'18), Vancouver, British Columbia, Canada, May 21-25, 2018. (Acceptance Rate ~ 24.5%)
IEEE TCAD
Runtime Fault Tolerant Techniques to Mitigate Soft Errors in Network-on-Chips (NoCs) Architectures [PDF]
Travis Boraten and Avinash Karanth Kodi
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 3, pp. 682-695, March 2018.
HPCA'18
Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning [PDF]
Scott VanWinkle, Avinash Kodi, Razvan Bunescu, and Ahmed Louri
24th IEEE International Symposium on High-Performance Computer Architecture (HPCA'18), Vienna, Austria, February 24-28, 2018. (Acceptance Rate ~ 20%)
JPDC
Mitigation of Hardware Trojan based Denial-of-Service Attack for Secure NoCs [PDF]
Travis Boraten and Avinash Karanth Kodi
Journal of Parallel and Distributed Systems (JPDC), vol. 111, pp. 24-38, January 2018.
USNC-URSI
Reconfigurable Intra-Chip Antenna for Future Wireless Communications
Yashika Sharma, Junqiang Wu, Adnan Kantemur, Jinpil Tak, Avinash Kodi, Savas Kaya, Ahmed Louri and Hao Xin
Proceedings of 2018 USNC-URSI, Boulder, CO, January 4-8, 2018.
2017
IEEE TAP
Monopoles Loaded with 3D-Printed Dielectrics for Future Wireless Intra-Chip Communications []
Junquiang Wu, Avinash Kodi, Savas Kaya, Ahmed Louri and Hao Xin
IEEE Transactions on Antennas and Propagation, vol. 65, no. 12, pp. 6838-6846, December 2017.
IEEE JLT
Laser Pooling: Static and Dynamic Laser Power Allocation for On-Chip Optical Interconnects [PDF]
Matthew Kennedy and Avinash Karanth Kodi
IEEE/OSA Journal of Lightwave Technology, Special Issue on Optical Interconnects Conference (OIC), vol. 35, no. 15, pp. 3159-3167, August 2017.
MWSCAS'17
Ultra-Compact Sub-10nm Logic Circuits based on Ambipolar SB-FinFETs [PDF]
Talha Canan, Savas Kaya, Avinash Kodi, Ahmed Louri and Hao Xin
60th IEEE International Midwest Symposium on Circuits & Systems (MWSCAS), Boston, MA, August 6-9, 2017.
WAMICON'17
mm-Wave Tunable Colpitt Oscillators with FinFETs [PDF]
Yunus Kelestemur, Soumyasanta Laha, Savas Kaya, Avinash Karanth Kodi, Hao Xin and Ahmed Louri
IEEE Wireless and Microwave Technology Conference, Cocoa Beach, FL, April 24-25, 2017.
WPC
Antennas and Channel Characteristics for Wireless Networks on Chips [PDF]
William Rayess, David Matolak, Savas Kaya and Avinash Karanth Kodi
Springer Wireless Personal Communications, pp. 1-18, April 2017.
DATE'17
Machine Learning Enabled Power-Aware Network-on-Chip Design [PDF]
Dominic DiTomaso, Ashif Sikder, Avinash Karanth Kodi and Ahmed Louri
Design and Test in Europe (DATE'17), Lausanne, Switzerland, March 27-31, 2017.(Acceptance Rate ~ 24%)
JPDC
CLAP-NET: Bandwidth Adaptive and Power Regulated Optical Crossbar Architecture [PDF]
Matthew Kennedy and Avinash Karanth Kodi
Journal of Parallel and Distributed Systems (JPDC), vol. 100, pp. 130-139, Feb 2017.
2016
Elsevier
Scalable 3D Optical Interconnects for Data centers
Avinash Kodi, Ahmed Louri and Randy Morris
Optical Interconnects for Datacenters, Woodhead Publishing, Nov 2016.
MICRO'16
Dynamic Error Mitigation in NoCs using Intelligent Prediction Techniques [PDF]
Dominic DiTomaso, Travis Boraten, Avinash Kodi, and Ahmed Louri
49th ACM/IEEE International Symposium on Microarchitecture (MICRO-49), Taipei, Taiwan, October 15-19, 2016. (Acceptance Rate ~ 21%)
DFT'16
An Adaptive Algorithm to Improve Lifetime Reliability in NoCs Architecture [PDF]
Juman Alshraiedeh and Avinash Karanth Kodi
29th IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Connecticut, Storrs, Sept 19-20, 2016.
NANOCOM'16
Reconfigurable Optical and Wireless (R-OWN) Network-on-Chip for High Performance Computing [PDF]
Ashif Sikder, Avinash Kodi and Ahmed Louri
3rd ACM International Conference on Nanoscale Computing and Communication (NanoCom'16), New York, NY, Sept 28-30, 2016.
Hot Int'16
Exploring Wireless Technology for Off-Chip Memory Access [PDF]
Ashif Sikder, Avinash Kodi, Savas Kaya, William Rayess, David Matolak, and Dominic DiTomaso
24th Annual Symposium on High-Performance Interconnects (Hot Interconnects'16), Santa Clara, CA, August 24-26, 2016.
GLSVLSI'16
Secure Model Checkers for Network-on-Chip (NoC) Architecture [PDF]
Travis Boraten, Dominic DiTomaso and Avinash Karanth Kodi
26th ACM's Great Lakes VLSI Symposium (GLSVLSI'16), Boston, Massachusetts, May 18-20, 2016.
OIC'16
On Demand Laser Power Allocation for On-Chip Optical Interconnects
Matthew Kennedy and Avinash Karanth Kodi
Optical Interconnects Conference (OIC), San Diego, CA, May 9-11, 2016.
OIC'16
Energy-Efficient Optical Network-on-Chip Architecture for Heterogeneous Multicores
Scott VanWinkle, Matthew Kennedy, Dominic DiTomaso, and Avinash Karanth Kodi
Optical Interconnects Conference (OIC), San Diego, CA, May 9-11, 2016.
IPDPS'16
Mitigation of Denial of Service Attack with Hardware Trojans in NoC Architecture [PDF]
Travis Boraten and Avinash Karanth Kodi
30th IEEE International Parallel and Distributed Processing Symposium (IPDPS'07), Chicago, IL, May 23-27, 2016. (Acceptance Rate ~ 23%)
DATE'16
Packet Security with Path Sensitization for NoCs [PDF]
Travis Boraten and Avinash Karanth Kodi
Design and Test in Europe (DATE'16), Dresden, Germany, March 14-18, 2016.
2011 - 2015 Publications
2011 - 2015 Publications
2006 - 2010 Publications
2006 - 2010 Publications
2001 - 2005 Publications
2001 - 2005 Publications
Page updated
Google Sites
Report abuse