APICS - Research

Ultra‑High‑Speed Serial Links

Energy‑efficient, high‑speed TX/RX design from ultra‑short‑reach (USR) to long‑reach (LR) channels
Modulation schemes: NRZ, PAM‑4, duobinary
Mixed‑signal clocking: PLL/DLL, precision oscillators, and clock distribution
Calibration & process‑variation tolerance for interface reliability (ZQ, training, PVT/BTI monitoring)
Simultaneous bi‑directional (SBD) signaling for pin/shoreline efficiency

Physical Layers for Diverse Applications

DRAM PHY optimization for DDR / LPDDR / GDDR / HBM and chiplet‑based architectures
Next‑generation processor–memory interfaces
Extensions to displays, automotive, and other emerging high‑performance systems

Signal Integrity: Equalization, Crosstalk & Reflection Mitigation

Equalization (FFE/CTLE/DFE/etc.) with channel co‑design
Crosstalk mitigation for dense interconnects
Deployment of reflection‑tolerant, loss‑resilient signaling architectures
Ensuring robust signal integrity in highly integrated, high‑speed operating environments

Google Sites

Report abuse