Hybrid SRAM Memory Architecture for Multi-Core Processor

Scheme of the Project: Teacher Associateship for Research Excellence (TARE)