Research

Cell layout generator

Generate cell layouts for target process technology, from process independent symbolic layout.

Characterizer

Generate timing library and power library for digital circuit design.

https://github.com/snishizawa/libretto