Chapter 5: Standard Models in VHDL Architectures