LOGIC DESIGN AND ANALYSIS USING VERILOG