Members_jwjung

- PROFESSOR MEMBERS RESEARCH PUBLICATIONS NEWS ACTIVITIES CONTACTS

Jinwook Jung

Research Staff Member

IBM Thomas J. Watson Research Center

1101 Kitchawan Rd, Yorktown Heights, NY 10598

Email: jinwookjung at ibm.com

Webpage: Link

Last update: July 31, 2019

Education

KAIST, Dept. of Electrical Engineering Ph.D. (Sept. 2013 - Feb. 2018)
Kobe University, Graduate School of System Informatics M.E. (Apr. 2011 - Mar. 2013)
Kobe University, Dept. of Computer Science and System Engineering B.E. (Apr. 2007 - Mar. 2011)
High School Attached to College of Education, Choong-Ang University (Mar. 2003 - Feb 2006)

Experience

IBM T. J. Watson Research Center, Research Scholar (Feb. 2017 - May 2017)
IBM T. J. Watson Research Center, Research Scholar (July 2015 - Dec. 2015)
LG Electronics, Visiting researcher (July 2013 - Feb. 2014)
Kobe University, Research assistant (Sept. 2011 - Mar. 2012)

Services

TPC Member, International Symposium on Physical Design (2019)
TPC Member, PhD Forum @ DAC (2019)
IEEE CEDA Design Automation Technical Committee (Jan. 2018 - Present)
Reviewer, IEEE International Symposium on Circuits and Systems (ISCAS)
Reviewer, IEEE Transactions on CAD (TCAD)
Reviewer, Elsevier Microelectronics Journal

Honors

Student Travel Grant at ASP-DAC 2018 (Jan. 2018)
Student Travel Grant at ICCAD 2016 (Nov. 2016)
2015 Annual Honor Roll Award (KAIST)
IEEE Circuits & Systems Society Student Travel Award 2014 (Oct. 2014)
Richard Newton Young Fellow Award at the 51st DAC (June 2014)
Student Commencement Speaker and Representative of Graduating Class (Kobe University) (Mar. 2013)
Distinguished Graduate Student Award (Kobe University) (Mar. 2013)
Rotary Yoneyama Memorial Master Course Scholarship (Apr. 2012 - Mar. 2013)
Korea-Japan Joint Government Scholarship (Five-year full scholarship) (Mar. 2006 - Mar. 2011)

Research Interests

VLSI physical design
Design automation

Publications

Journal Papers
1. Youngsoo Song, Daijoon Hyun, Jingon Lee, Jinwook Jung, and Youngsoo Shin, "Cut optimization for redundant via insertion in self-aligned double patterning," ACM Transactions on Design Automation of Electronic Systems, accepted for publication.
2. Jinwook Jung, Gi-Joon Nam, Woohyun Chung, and Youngsoo Shin, "Integrated latch placement and cloning for timing optimization," ACM Transactions on Design Automation of Electronic Systems, accepted for publication.
3. Jinwook Jung, Gi-Joon Nam, Lakshmi N. Reddy, Iris Hui-Ru Jiang, and Youngsoo Shin, "OWARU: Free Space-Aware Timing-Driven Incremental Placement with Critical Path Smoothing," IEEE Transactions on CAD of Integrated Circuits and Systems, 2018.
4. Yohei Nakata, Yuta Kimi, Shunsuke Okumura, Jinwook Jung, Takuya Sawada, Taku Toshikawa, Makoto Nagata, Hirofumi Nakano, Makoto Yabuuchi, Hidehiro Fujiwara, Koji Nii, Hiroyuki Kawai, Hiroshi Kawaguchi, and Masahiko Yoshimoto, "A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance Delivering ×91 Failure Rate Improvement under 35% Supply Voltage Fluctuation," IEICE Trans. Electronics, vol. E97-C, no. 4, pp. 332-341, Apr. 2014.
5. Jinwook Jung, Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi, and Masahiko Yoshimoto, "Reconfiguring Cache Associativity: Adaptive Cache Design for Wide-Range Reliable Low-Voltage Operation Using 7T/14T SRAM," IEICE Trans. Electronics, vol. E96-C, no. 4, pp.528-537, Apr. 2013.
Conference Papers

1. Jinwook Jung, Iris Hui-Ru Jiang, Jianli Chen, Shih-Ting Lin, Yih-Lang Li, Victor N. Kravets, and Gi-Joon Nam, "DATC RDF: An Open Design Flow From Logic Synthesis to Detailed Routing," in Proceedings of the ICCAD'18 Workshop on Open-Source EDA Technology, Nov. 2018.
2. Jinwook Jung, Iris Hui-Ru Jiang, Jianli Chen, Shih-Ting Lin, Yih-Lang Li, Victor N. Kravets, and Gi-Joon Nam, "DATC RDF: From Logic Synthesis to Detailed Routing," in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2018.
3. Jingon Lee, Jinwook Jung, and Youngsoo Shin, "Fast Timing Analysis of Transistor-Level Full Custom Digital Circuits," in Proceedings of International Symposium on Circuits and Systems (ISCAS), May 2018.
4. Yonghwi Kwon, Jinwook Jung, Inhak Han, and Youngsoo Shin, "Transient Clock Power Estimation of Pre-CTS Netlist," in Proceedings of International Symposium on Circuits and Systems (ISCAS), May 2018.
5. Jaewoo Seo, Jinwook Jung, and Youngsoo Shin, "A Compact Multi-Bit Flip-Flop with Smaller Height Implementation and Metal-Less Clock Routing," in Proceedings of SPIE Advanced Lithography, Feb. 2018.
6. Youngsoo Song, Jinwook Jung, Daijoon Hyun, and Youngsoo Shin, "Timing Optimization in SADP Process through Wire Widening and Double Via Insertion," in Proceedings of SPIE Advanced Lithography, Feb. 2018.
7. Jinwook Jung, Pei-Yu Lee, Yan-Shiun Wu, Nima Darav, Iris Hui-Ru Jiang, Gi-Joon Nam, Victor N. Kravets, Laleh Behjat, and Yih-Lang Li, “DATC RDF: Robust Design Flow Database,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2017.
8. Youngsoo Song, Jinwook Jung, and Youngsoo Shin, "Redundant Via Insertion in SADP Process with Cut Merging and Optimization," in Proceedings of the 25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct. 2017.
9. Jaewoo Seo, Jinwook Jung, and Youngsoo Shin, "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization," in Proceedings of Design Automation Conference (DAC), June 2017.
10. Youngsoo Song, Jinwook Jung, and Youngsoo Shin, "Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning," in Proceedings of Great Lakes Symposium on VLSI (GLSVLSI), May 2017.
11. Youngsoo Song, Jinwook Jung, and Youngsoo Shin, "Redundant Via Insertion in Self-Aligned Double Patterning," in Proceedings of SPIE Advanced Lithography, Feb. 2017.
12. Jinwook Jung, Iris Hui-Ru Jiang, Gi-Joon Nam, Victor N. Kravets, Laleh Behjat, and Yih-Lang Li “OpenDesign Flow Database: The Infrastructure for VLSI Design and Design Automation Research,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2016.
13. Jinwook Jung, Gi-Joon Nam, Lakshmi Reddy, Iris Hui-Ru Jiang, and Youngsoo Shin, "OWARU: Free Space-Aware Timing-Driven Incremental Placement," in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2016.
14. Jinwook Jung and Youngsoo Shin, "Localized DNA Circuit Design with Majority Gates," in Proceedings of the 12th BioMedical Circuits and Systems Conference (BioCAS), Oct. 2016.
15. Jinwook Jung, Daijoon Hyun, and Youngsoo Shin, "Physical Synthesis of DNA Circuits with Spatially Localized Gates," Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD), Oct. 2015.
16. Jinwook Jung, Dongsu Lee, and Youngsoo Shin, "Design and Optimization of Multiple-Mesh Clock Network," in Proceedings of the 22nd IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct. 2014, pp. 171-176.
17. Yohei Nakata, Yuta Kimi, Shunsuke Okumura, Jinwook Jung, Takuya Sawada, Taku Toshikawa, Makoto Nagata, Hirofumi Nakano, Makoto Yabuuchi, Hidehiro Fujiwara, Koji Nii, Hiroyuki Kawai, Hiroshi Kawaguchi, and Masahiko Yoshimoto, "A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance with Bit-Enhancing Memory and On-Chip Diagnosis Structures Delivering x91 Failure Rate Improvement," in Proceedings of the 15th International Symposium on Quality Electronic Design (ISQED), Mar. 2014, pp.16-23.
18. Jinwook Jung, Yohei Nakata, Masahiko Yoshimoto, and Hiroshi Kawaguchi, "Energy-Efficient Spin-Transfer Torque RAM Cache Exploiting All-Zero-Data Flags," in Proceedings of the 14th International Symposium on Quality Electronic Design (ISQED), Mar. 2013, pp.216-222.
19. Jinwook Jung, Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi and Masahiko Yoshimoto, "A Variation-Aware 0.57-V Set-Associative Cache with Mixed Associativity Using 7T/14T SRAM," in Proceedings of the 11th IEEE Faible Tension Faible Consommation (IEEE FTFC), June 2012, pp.1-4.
20. Jinwook Jung, Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi and Masahiko Yoshimoto, "256-KB Associativity-Reconfigurable Cache with 7T/14T SRAM for Aggressive DVS Down to 0.57 V," in Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems (IEEE ICECS), Dec. 2011, pp.524-527.

Patents

1. Jaewoo Seo, Jinwook Jung, Youngsoo Shin, “Semiconductor Device,” Korean patent P-2018-0005928, Jan. 2018.
2. Jaewoo Seo, Jinwook Jung, Youngsoo Shin, “Semiconductor Device,” Korean patent P-2018-0000818, Jan. 2018.
3. Jinwook Jung, Frank Musante, Gi-Joon Nam, Shyam Ramji, Lakshmi Reddy, Gustavo Tellez, and Cindy S. Washburn, “Critical Path Straightening System Based On Free-Space Aware and Timing Driven Incremental Placement,” US patent 2018-0121575A1. Nov. 2016.
4. Hiroshi Kawaguchi, Masahiko Yoshimoto, Yohei Nakata, and Jinwook Jung, "Nonvolatile Memory Cache," Japanese patent 2014-153965, Feb. 11, 2013.
5. Masahiko Yoshimoto, Hiroshi Kawaguchi, Yohei Nakata, Shunsuke Okumura, and Jinwook Jung, "Low-Voltage Cache with Mixed-Associativity," Japanese patent 2016-6024897.

Book Chapters

1. Takashi Sato, Masanori Hashimoto, Shuhei Tanakamaru, Ken Takeuchi, Yasuo Sato, Seiji Kajihara, Masahiko Yoshimoto, Jinwook Jung, Yuta Kimi, Hiroshi Kawaguchi, Hajime Shimada, and Jun Yao, “Time-Dependent Degradation in Device Characteristics and Countermeasures by Design,” Chapter 6, VLSI Design and Test for Systems Dependability, Springer, 2019.
2. Jinwook Jung, Dongsoo Lee, and Youngsoo Shin, "Design and Optimization of Multiple-Mesh Clock Network," Chapter 3, VLSI-SoC: Internet of Things Foundations, Springer, 2015.

Google Sites

Report abuse