SYSTEM DESIGN THROUGH VERILOG