Device and array fabrication, characterization and modeling, implementation of hardware SNNs, and HW-SW co-optimization.
Reliable memristor structure, process optimization, neural network simulation, array measurement, and vector-matrix multiplication.