Negin and I are making our own riscv and different extentsions are going to be added. Currently we have a RV32I with machine mode and precise interrupt and exception handling.
github repository link
