About Me

Hello !! I am Mayukhmali Das. I am a final-year undergraduate student of Electronics and Telecommunication Engineering at Jadavpur University, India.

I like to solve complicated problems in HDL languages like Verilog, System Verilog, and others. You can find various interesting problems in the Designs section and some of my articles in the Articles section. Also, here is a link to my Personal Website