VLSI Design and Testing LAB(BECL606)

This Lab gives an idea of Pre-Layout and Post-Layout Analysis, Synthesis, Simulation, and Layout generation to the students. The lab uses Cadence and Synopsys Tools to handle the analysis. Verilog HDL is being used by the students to realize the problems as a circuit .