Patrick Maechler, PhD
MSc ETH Zurich
View my LinkedIn profile
This site shows part of my research at the Integrated Systems Lab (IIS) at ETH Zurich, Switzerland.
The focus of my research is on VLSI architectures and other practical aspects of compressive sensing (CS) and sparse signal processing. CS is a new paradigm in signal processing that allows to significantly reduce sampling rates of sparse signals. The design of dedicated hardware for the computationally challenging sparse signal recovery allows for real-time processing in many practical applications. Three examples for such applications are further illustrated on this website:
Publications
P. Maechler, “VLSI Architectures for Compressive Sensing and Sparse SignalProcessing”, Dissertation ETH Zurich, 2012
P. Maechler, C. Studer, D. Bellasi, N. Felber, H. Kaeslin, A. Burg, A. Maleki, and R. G. Baraniuk, "VLSI Design of Approximate Message Passing for Signal Restoration and Compressive Sensing", IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 2, No. 3, October 2012
P. Maechler, D. Bellasi, A. Burg, N. Felber, H. Kaeslin, and C. Studer, "Sparsity-Based Real-Time Audio Restoration", Proc. Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.397-398, October 2012
P. Maechler, N. Felber, and H. Kaeslin, "Compressive Sensing for WiFi-Based Passive Radar", Proc. Eusipco, pp.1444-1448, August 2012
P. Maechler, N. Felber, H. Kaeslin, and A. Burg, "Hardware-Efficient Random Sampling of Fourier-Sparse Signals", Proc. ISCAS, pp.269-272, May 2012
P. Maechler, N. Felber, and A. Burg, "Random Sampling ADC for Sparse Spectrum Sensing", Proc. Eusipco, pp.1200-1204, Sept. 2011
P. Maechler, P. Greisen, B. Sporrer, S. Steiner, N. Felber, and A. Burg, "Implementation of greedy algorithms for LTE sparse channel estimation", Proc. 44th Asilomar Conference on Signals, Systems and Computers, pp.400-405, Nov. 2010
P. Maechler, P. Greisen, N. Felber, and A. Burg, "Matching Pursuit: Evaluation and Implementation for LTE Channel Estimation", Proc. ISCAS, pp.589-592, May 2010
L. Bai, P. Maechler, M. Muehlberghuber, and H. Kaeslin, "High-Speed Compressed Sensing Reconstruction on FPGA Using OMP and AMP", Proc. ICECS, December 2012
M. Wenk, P. Luethi, T. Koch, P. Maechler, N. Felber, W. Fichtner, and M. Lerjen, "Hardware platform and implementation of a real-time multi-user MIMO-OFDM testbed", Proc. ISCAS, pp.789-792, May 2009 (Best live demonstration award)
IEEE copyright: Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.