Embedded Files
Module 2
K - Map
K - Map with don't care
Code Converter
K- Map SOP & POS
Quine McClusky Method
K- Map statement problem
Petrick Method
Entered Variable Map
Module 3
Design of circuits with
limited Gate Fan-in & Gate delays and Timing diagrams
Hazards in combinational Logic
Page updated
Google Sites
Report abuse