FPGA Based System Design using Verilog HDL