These are just some draft notes so there can be mistakes in them.
DDRn --> Data Direction Register
PORTn --> data register
PINn --> Input pins address
1 --> output
0 --> input