Design of a sample and hold circuit for a 4 bit Flash ADC that uses a double tail comparator
A sub-threshold to above threshold level shifter that reduces static power consumption
An Analog multiplier based on a modified quarter square technique that drastically reduces the power consumption while maintaining a good linearity.
Design of a subthreshold OPAMP using adaptive biasing techniques for improved bandwidth at higher gains